

Monolithically Integrated Circuits from Functional Oxides

Rainer Jany, Christoph Richter, Carsten Woltmann, Georg Pfanzelt, Benjamin Förg, Marcus Rommel, Thomas Reindl, Ulrike Waizmann, Jürgen Weis, Julia A. Mundy, David A. Muller, Hans Boschker, and Jochen Mannhart*

The rich array of conventional and exotic electronic properties that can be generated by oxide heterostructures is of great potential value for device applications. However, only single transistors bare of any circuit functionality have been realized from complex oxides. Here, monolithically-integrated n-type metal-oxide-semiconductor logic circuits are reported that utilize the two-dimensional electron liquid generated at the $\text{LaAlO}_3/\text{SrTiO}_3$ interface. Providing the capability to process the signals of functional oxide devices such as sensors directly on oxide chips, these results illustrate the practicality and the potential of oxide electronics.

functional properties that include magnetism of many kinds, memristive effects, multiferroicity, and sensor functions (for overviews see, for example, refs. [6–9]). Electronic correlations offer, for example, the capability to realize phase-transition transistors such as Mott transistors^[10–12] or capacitors with large quantum capacitance.^[13,14] Resistors, transmission lines, inductors, and capacitors are straightforward to realize from complex oxides; diodes, sensors, transducers, and individual transistors, for example, have already been demon-

1. Introduction

A particularly intriguing aspect of oxide electronics is the combination of functional oxides with Si-CMOS (complementary metal-oxide semiconductor) technology, which has the potential to extend greatly the performance of silicon devices. Integrated circuits (ICs) built from functional oxides are needed to fully exploit the functionality of oxides. Whereas ZnO-based ICs have been demonstrated,^[1–3] they solve this issue only partially, because the mobile electron system of ZnO is based on s and p electrons and therefore bears the traits of standard, mean-field semiconductors such as Si and GaAs. Much richer functional electronic properties are provided by complex oxides with electron systems based on d or f electrons. Electronic correlations are found in such systems^[4,5] and the materials display

strated.^[6,10,15–19] Numerous devices have been written with the biased tips of scanning force microscopes, even at length scales smaller than 10 nm.^[20] However, it has not yet been possible to fabricate transistors that switch other transistors, which is a prerequisite for integrating functional oxides into ICs.

To fabricate oxide field-effect transistors (FETs) with a voltage gain large enough for the devices to be used as building blocks of integrated circuits, materials with conductances that show a strong response to transverse electric fields have to be found for the drain-source channels. Among others, ultrathin and two-dimensional (2D) electron systems induced in oxide heterostructures appear to be promising candidates. First, the electric-field response of such systems is expected to be high, because their electrostatic screening lengths usually exceed the thickness of the conducting sheet. Second, some of these 2D-systems undergo a metal-insulator transition as a function of carrier density, making them candidates for phase-transition transistors.

Electron systems that are ultrathin and in many cases even two-dimensional have been induced in heterostructures of complex oxides, as pioneered by A. Ohtomo and H. Hwang.^[21] While electron-phonon scattering limits the room-temperature mobilities in these heterostructures to order $10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, low-temperature mobilities well above $1000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ have been achieved in some of the heterostructures.^[22–29] Using the 2D electron system at $\text{LaAlO}_3\text{-SrTiO}_3$ interfaces^[30] which forms a two-dimensional electron liquid (2DEL)^[31] as drain-source channels, n-channel field effect devices have been fabricated using back-gating,^[32] side-gating,^[33] and top-gating,^[18,34,35] and voltage gains larger than one have recently been obtained.^[18] In such heterostructures the voltage gain is particularly large because the drain-source channels are embedded in materials with high electronic susceptibilities, the room-temperature small-field dielectric constants of LaAlO_3 and SrTiO_3 equaling ≈ 24 and ≈ 300 , respectively. However, as complex oxides usually

Dr. R. Jany, Dr. C. Richter, B. Förg
Experimental Physics VI
Augsburg University
86135, Augsburg, Germany

Dr. C. Richter, C. Woltmann, G. Pfanzelt, M. Rommel,
T. Reindl, U. Waizmann, Dr. J. Weis, Dr. H. Boschker,
Prof. J. Mannhart
Max Planck Institute for Solid State Research
70659, Stuttgart, Germany
E-mail: j.mannhart@fkf.mpg.de

J. A. Mundy, Prof. D. A. Muller
School of Applied and Engineering Physics
Cornell University, Ithaca, NY, USA

Prof. D. A. Muller
Kavli Institute at Cornell for Nanoscale Science
Ithaca, New York, 14853, USA

This is an open access article under the terms of the Creative Commons Attribution-NonCommercial-NoDerivs License, which permits use and distribution in any medium, provided the original work is properly cited, the use is non-commercial and no modifications or adaptations are made.

DOI: 10.1002/admi.201300031






Figure 1. Cross-sectional sketches of two of the FET structures explored. In both cases the DS-channel is formed by the conducting interface (green) between LaAlO₃ and a TiO₂-terminated SrTiO₃ substrates. The interface is contacted by Ti plugs.

comprise several different kinds of cations, have a complex lattice structure, may easily form unwanted phases, and may have high densities of oxygen vacancies or oxygen interstitials,^[36] such heterostructures of complex oxides can harbor many kinds of electronically active defects that may inhibit device functioning. Nonetheless, it may also be expected that in some cases oxides mitigate the impact of defects on their electronic properties. Owing to their typically narrow bands and rather high effective carrier masses, for example, the electron systems in oxides have a more local character than those in semiconductors, such that the electronic perturbation created by defects is confined to a smaller volume. In addition, with usually smaller mean free paths, scattering at defects tends to be less detrimental in oxides than in semiconductors.

2. Results

Motivated by the promising properties of the top-gated LaAlO₃-SrTiO₃ FETs, we employed them to build NMOS (n-type metal-oxide-semiconductors) ring-oscillators. Starting from the individual transistors presented in ref. [18] we first explored the manufacturability and robustness of devices with various gate configurations by fabricating arrays with increasingly larger numbers of individual transistors. Examples of such devices are given in the cross sectional sketches and photographs of

Figure 1 and **2**, respectively. Figure 2a is a micrograph of part of an array consisting of 81 FETs that use 9 unit cells (uc) of LaAlO₃ as gate insulator as shown in Figure 1a. Figure 2b shows a test chip composed of the FETs that are sketched in Figure 2b. The gate dielectric of these FETs consists of a BaTiO₃ (8 uc)-LaAlO₃ (5 uc) bilayer. The BaTiO₃ layer is used to avoid direct tunneling to the gate and to strengthen the samples against electrostatic surges while keeping the capacitance as high as possible. The device characteristics did not show signs of ferroelectricity in the BaTiO₃ layer. As shown by scanning transmission electron microscopy (STEM) cross-sectional imaging of the patterned devices (see Figure S1 of the Supporting Information), as expected from the lattice mismatch the layer contains edge dislocations with cores oriented parallel to the interface (**Figure 3**). We attribute the suppression of the ferroelectricity, specifically of the device-relevant out-of-plane ferroelectricity, to the strain field around the cores of such dislocations to which the BaTiO₃ is exposed, much as has been reported for PbZr_{1-x}Ti_xO₃ nanostructures^[37] and to possible further defects of the BaTiO₃. Electron energy loss spectroscopy (EELS) spectroscopic images were collected on all the cations simultaneously demonstrating that intermixing was confined to one unit cell at the LaAlO₃/SrTiO₃ interface and one-to-two unit cells at the BaTiO₃/LaAlO₃ interface. The slightly lower signal in the BaTiO₃ film is due to the disorder caused by the dislocations. These studies revealed the defect rates of Au-BaTiO₃-LaAlO₃-SrTiO₃ devices to be sufficiently small to start the exploratory fabrication of complete integrated circuits covering areas of several mm².

To facilitate the fabrication of the integrated circuits, FETs with gate lengths of tens or hundreds of micrometer were used. **Figure 4** shows the current-voltage characteristics $I_D(V_{DS})$ and $I_D(V_{GS})$, the gate leakage current $I_C(V_{GS})$, and the V_{GS} dependence of the subthreshold swing S (the V_{GS} change required to change I_D by a factor ten, see supplementary) calculated from the $I_D(V_{GS})$ data of such FETs. Except for a small hysteresis (see Figure S2a of the Supporting Information), which is attributed to the charging of defects, the characteristics compare well with those of semiconductor FETs (compare, e.g., the $I_D(V_{DS})$ characteristics with the model




Figure 2. a) Photograph of an array of LaAlO₃-SrTiO₃ FETs with a design according to Figure 1a. Source (S), Drain (D), and Gate (G) of three FETs are contacted via wirebonding. b) Photograph of a LaAlO₃-SrTiO₃ chip carrying arrays with more than 700 000 FETs with a design as shown in Figure 1b with channel lengths as small as ≈350 nm. The colors are interference colors arising from the transistor patterns (see the Experimental Section).




Figure 3. Cross-sectional transmission electron microscopy of the Au/BaTiO₃/LaAlO₃/SrTiO₃ interfaces from a region under the gate. a) Subpanel 1 shows an overview HAADF-STEM of the region under the gate. Edge dislocations are observed at the BaTiO₃/LaAlO₃ interface, consistent with a relaxation of the BaTiO₃ layers. The elemental concentrations of La, Al, Ba, Ti and Sr obtained from EELS spectroscopic mapping are shown in subpanels (2–6) respectively. b) HAADF-STEM image showing the LaAlO₃/SrTiO₃ interface is coherent, but the BaTiO₃/LaAlO₃ interface is relaxed, with the edge dislocation residing on the BaTiO₃ side of the interface.

calculation of ideal semiconductor MOSFETs as discussed in ref. [38]. With mobilities of $\approx 5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and typical gain factors of $\beta \approx 10^{-5} \text{ A V}^{-2}$ (300 K), their saturation current densities are $\approx 10 \text{ mA cm}^{-1}$ ($V_{\text{GS}} = 0 \text{ V}$) and their sub-threshold swings are as small as $60\text{--}70 \text{ mV dec}^{-1}$ (Figure 4d). These swing-values match the theoretical limit of conventional semiconductor FETs.^[39] Figure 4e shows the variation of the threshold voltage V_{T} of several devices. The scatter in the device parameters, for example of V_{T} or of β , we attribute to the inhomogeneities of the defect distribution in the SrTiO₃ substrates and to slight spatial variations of the carrier concentrations across the samples. Gate leakage was found to be insignificant (Figure 4b), and we conclude that in the gate barrier defects are present only in insignificant numbers or do not cause conducting paths. Indeed, self-sealing of pinholes in the gate has to be expected, as for the 2DEL to exist at small V_{G} , the LaAlO₃ layer needs to be structurally intact across a thickness of at least 4 uc.^[32] Therefore, as illustrated in Figure 4b (inset), the LaAlO₃-SrTiO₃ interface below LaAlO₃ pinholes is insulating. Rather than providing shorts, the pinholes are thus isolated from the 2DEL. In this case, the balance between the competing interface phases in a complex oxide system facilitates its use in devices. This self-healing effect cannot be operative for gate voltages that are positive and sufficiently large to induce by themselves the 2DEL.

NMOS-type inverters were built by connecting switching-FETs and load-FETs in series (Figure 5). To obtain the different saturation currents required for NMOS-inverters, we used switching-FETs and load-FETs of different channel lengths l ($l = 50$ or $100 \mu\text{m}$ for the load FETs; $l = 100, 150,$ or $200 \mu\text{m}$ for the switching-FETs) and kept the channel width $w = 600 \mu\text{m}$ fixed. The transfer characteristics of one inverter are shown in Figure 5b, which again reveal hysteretic behavior as caused by the hysteresis of the FETs. For $V_{\text{neg}} = 0$, the output voltage range of the inverters is shifted by $\approx 1 \text{ V}$ to positive values with respect to the

input voltage range. This shift primarily arises due to the finite resistances of the DS-channels, from the LaAlO₃-SrTiO₃ 2DEL forming the line that connects the transistors with each other, and from the line that connects the switching FET's source to ground.

The ring-oscillators consist of three cascaded inverter stages and an output stage. Each chip fabricated carries six oscillators. These circuits had a minimum feature size (widths of the resistors) of $40 \mu\text{m}$. The circuit diagram, the chip layout, and micrographs of the ring-oscillators are shown in Figure 6 and 7a–c. Enabled by the voltage gain of the inverter stages (e.g., ≈ 5 at an input voltage of 150 mV for $V_{\text{DD}} = 5 \text{ V}$ and $V_{\text{neg}} = -1 \text{ V}$), the outputs of the inverters were coupled to the inputs of the subsequent stages with voltage dividers. To match the threshold voltages of the FETs, the voltage shift described above was compensated by means of the additional negative supply voltage V_{neg} (see Figure 6). Each oscillator comprises eight FETs as well as eight LaAlO₃-SrTiO₃ $40 \text{ k}\Omega$ resistors, forming four 1:1 voltage dividers. They were fabricated by structuring rectangular-shaped conductors from the 2DEL (see Figure 7c). As shown in Figure 7d, the oscillators work with an output voltage swing of $\approx 300 \text{ mV}$, and an RC time-constant-controlled oscillation frequency of 1.4 kHz , both values matching the expectation.

3. Conclusion

The successful operation of integrated circuits based on LaAlO₃-SrTiO₃ heterostructures proves that with the deposition and patterning processes available, monolithically integrated, active circuits of functional oxides can be fabricated, despite the defects present in heterostructures of complex oxides. The fabricated circuits consists of oxide FETs, oxide resistors, and oxide interconnects. Diodes and capacitors based on the same




Figure 4. Transport characteristics of FETs with structures as shown in Figure 1b measured at room temperature. a) Drain current versus drain-source voltage for constant gate-voltages of a self-conducting device. The device had a gate length of $l = 30 \mu\text{m}$ and a gate width of $w = 300 \mu\text{m}$. b) Gate current and gate-current density as a function of gate voltage ($l = 10 \mu\text{m}$, $w = 300 \mu\text{m}$). Throughout the study the gate currents were much smaller than the drain-source currents. The inset illustrates the self-sealing mechanism supposedly responsible for the generally low leakage currents observed (see text). At negative gate voltages the gate current is suppressed by the electric-field-induced reduction of the interface carrier concentration.^[18] c) Drain current versus gate-source voltage at 3 different constant drain-source voltages V_{DS} and channel dimensions. (A: $V_{\text{DS}} = 2 \text{ V}$, $w = 1500 \mu\text{m}$, $l = 10 \mu\text{m}$; B: $V_{\text{DS}} = 1 \text{ V}$, $w = 200 \mu\text{m}$, $l = 20 \mu\text{m}$; C: $V_{\text{DS}} = 1 \text{ V}$, $w = 100 \mu\text{m}$, $l = 20 \mu\text{m}$). Within a gate-voltage range of 2 V on/off-ratios of 10^6 – 10^8 are obtained. d) Subthreshold swing values $S(V_{\text{GS}})$ calculated from the data shown in c). Typical minimum values range from 60 to 100 mV. e) Illustration of the spread of the threshold voltages, showing data of 13 devices grown on several chips.

material system have already been demonstrated.^[14,19] While these results were obtained with one specific heterostructure system, the LaAlO_3 - SrTiO_3 interface, they indicate the viability of oxide components and devices to complement Si CMOS technology. We expect that faster devices and CMOS circuits can be implemented once suitable materials with a higher room-temperature mobility^[40] and also hole-based oxide interface systems are implemented and optimized. Here, a wide spectrum of possibilities is offered by the large variety of oxide materials systems that is available and by the freedom of choosing the architecture of the heterostructures. Oxide electronic circuits

will be characterized by the high functionality characteristic of the oxides and by the fact that their fundamental properties, such as the possible presence of phase transitions or the existence of strong electronic correlations, differ from those of conventional semiconductors.

4. Experimental Section

Sample Preparation: The LaAlO_3 films were deposited by RHEED-controlled pulsed laser deposition (PLD) at a growth temperature of




Figure 5. a) Circuit diagram of an inverter based on two self-conducting $\text{LaAlO}_3\text{-SrTiO}_3$ FETs. b) Transfer characteristics of an inverter measured at room temperature (switching-FET: $\omega = 600 \mu\text{m}$, $l = 200 \mu\text{m}$; load-FET: $\omega = 600 \mu\text{m}$, $l = 100 \mu\text{m}$; voltage divider resistors: $2 \times 40 \text{ k}\Omega$ provided by the 2DEL; $V_{DD} = 5 \text{ V}$).

$T = 780 \text{ }^\circ\text{C}$ in an O_2 atmosphere of $p = 1 \times 10^{-4} \text{ mbar}$ using a laser fluence of $\approx 2 \text{ Jcm}^{-2}$. The Au films were grown in situ by sputter-deposition in an Ar atmosphere of $p = 0.1 \text{ mbar}$ with an rf-sputtering power of $P = 10 \text{ W}$. BaTiO_3 films were grown by RHEED-controlled PLD in an O_2 pressure of $p = 3 \times 10^{-3} \text{ mbar}$ at $T = 650 \text{ }^\circ\text{C}$. Lithographically defined interface contacts to the 2DEL were provided by Ar-ion milling and refilling with Ti that was dc-sputtered at $p = 0.05 \text{ mbar}$ and $P = 30 \text{ W}$.

Patterning: The LaAlO_3 films were patterned as described elsewhere.^[41] The Au films were patterned by Ar-ion etching or by wet-etching with an aqueous $\text{KI}:\text{I}_2$ solution. The electron-beam-lithography was done with a Jeol (JBX-6300FS) 100 kV system. Spin-coated PMMA was used as resist. A slightly conductive solution (ESPACER) was spin-coated on top of the PMMA, to prevent negative influences due to charging of the insulating substrate during patterning. After exposure, the ESPACER was removed in H_2O and the resist was developed with MIBK.

STEM-Imaging and EELS: A cross-sectional TEM specimen was prepared from an area on the patterned wafer under the gate using the FEI Strata 400 focused ion system. HAADF-STEM images and EELS spectroscopic images were acquired on the 100 keV Nion UltraSTEM.^[42] The Quefina Dual-EELS spectrometer was used to simultaneously record the signal from the $\text{Ti-L}_{2,3}$, $\text{Al-L}_{2,3}$, $\text{Ba-M}_{4,5}$, $\text{La-M}_{4,5}$ and $\text{Sr-L}_{2,3}$ edges.




Figure 6. a) Circuit diagram of a ring-oscillator containing three inverter stages and one output stage. Each inverter stage is built as shown in Figure 5. b) Sample design layout containing six ring-oscillators and three additional inverters. The layout is rotated 90° counterclockwise with respect to (a).




Figure 7. a) Optical microscopy image (interference contrast) of a $\text{LaAlO}_3\text{-SrTiO}_3$ ring-oscillator chip, showing parts of five oscillators. b) Two FETs of one inverter stage. c) One voltage divider and the output of stage 3. d) Output signal of a $\text{LaAlO}_3\text{-SrTiO}_3$ ring-oscillator operated at room temperature ($V_{\text{DD}} = 6.5 \text{ V}$, $V_{\text{neg}} = -1.9 \text{ V}$).

Properties of FETs on the Chip Shown in Figure 1b: On this chip, FETs with gate lengths of 550 nm (yellow field in Figure 2b) and larger were found to work well. The FETs with $\approx 350 \text{ nm}$ gate lengths (violet field in Figure 2b) were also operational but had worse $I_{\text{D}}(V_{\text{DS}})$ characteristics (see Figure S2b–d, Supporting Information), presumably due to the resistances of the source and drain contacts as well as to an enhanced relative contribution of parasitic conduction of the SrTiO_3 at the edges of the ion-edged patterns. The $\approx 200 \text{ nm}$ transistors seen as the third,

orange field in Figure 2b did not function due to an alignment problem during e-beam lithography.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

R.J., C.R., G.P., B.F. optimized the growth process and grew the heterostructures, C.W., M.R., T.R., U.W., J.W. optimized and performed the electron-beam-lithography, R.J., C.R., J.Ma. developed the circuits and analyzed with H.B. the data, J.Mu., D.A.M. performed the STEM and EELS studies and R.J., C.W., C.R., B.F. the electric characterizations of the devices. R.J., H.B., J.Ma. wrote the paper with support of the other authors, J.Ma. guided the project. The authors gratefully acknowledge helpful discussions with H. Klauk, J. Maier, and D.G. Schlom. R.J., C.R., B.F., and J.Ma. acknowledge financial support by the Deutsche Forschungsgemeinschaft (TRR80). Electron microscopy research was supported by the U.S. Department of Energy, Office of Basic Energy Sciences, Division of Materials Sciences and Engineering under Award #DE-SC0002334. This work made use of the electron microscopy facility of the Cornell Center for Materials Research (CCMR) with support from the National Science Foundation Materials Research Science and Engineering Centers (MRSEC) program (DMR 1120296) and NSF IMR-0417392. J.Mu. acknowledges financial support from the Army Research Office in the form of a National Defense Science & Engineering Graduate Fellowship.

Received: September 5, 2013

Revised: October 3, 2013

Published online: November 24, 2013

- [1] W.-C. Shin, K. Remashan, J.-H. Jang, M.-S. Oh, S.-J. Park, *J. Korean Phys. Soc.* **2009**, *55*, 1514.
- [2] D. A. Mourey, D. A. Zhao, J. Sun, T. N. Jackson, *IEEE Trans. Electron. Devices* **2010**, *57*, 530.
- [3] D. Kälblein, R. T. Weitz, H. J. Böttcher, F. Ante, U. Zschieschang, K. Kern, H. Klauk, *Nano Lett.* **2011**, *11*, 5309.
- [4] N. F. Mott, *Proc. Phys. Soc. Sect. A* **1949**, *62*, 416.
- [5] M. Imada, A. Fujimori, Y. Tokura, *Rev. Mod. Phys.* **1998**, *70*, 1039.
- [6] H. Y. Hwang, Y. Iwasa, M. Kawasaki, B. Keimer, N. Nagaosa, Y. Tokura, *Nat. Mater.* **2012**, *11*, 103.
- [7] J. Mannhart, D. G. Schlom, *Science* **2010**, *327*, 1607.
- [8] R. Ramesh, D. G. Schlom, *MRS Bull.* **2008**, *33*, 1006.
- [9] P. Zubko, S. Gariglio, M. Gabay, P. Ghosez, J.-M. Triscone, *Annu. Rev. Condens. Matter Phys.* **2011**, *2*, 141.
- [10] Z. Yang, L. Ko, S. Ramanathan, *Annu. Rev. Mater. Res.* **2011**, *41*, 337.
- [11] M. Nakano, K. Shibuya, D. Okuyama, T. Hatano, S. Ono, M. Kawasaki, Y. Iwasa, Y. Tokura, *Nature* **2012**, *487*, 459.
- [12] S. Hormoz, S. Ramanathan, *Solid-State Electron.* **2010**, *54*, 654.
- [13] T. Kopp, J. Mannhart, *J. Appl. Phys.* **2009**, *106*, 064504.
- [14] L. Li, C. Richter, S. Paetel, T. Kopp, J. Mannhart, R. C. Ashoori, *Science* **2011**, *332*, 825.
- [15] Q. Liu, L. Dong, Y. Liu, R. Gordon, P. D. Ye, P. Fay, A. Seabaugh, *Solid-State Electron.* **2012**, *76*, 1.
- [16] C. Cen, S. Thiel, J. Mannhart, J. Levy, *Science* **2009**, *323*, 1026.
- [17] T. Yajima, Y. Hikita, H. Y. Hwang, *Nat. Mater.* **2011**, *10*, 198.
- [18] B. Förg, C. Richter, J. Mannhart, *Appl. Phys. Lett.* **2012**, *100*, 053506.
- [19] R. Jany, M. Breitschaft, G. Hammerl, A. Horsche, C. Richter, S. Paetel, J. Mannhart, N. Stucki, N. Reyren, S. Gariglio, P. Zubko, A. D. Caviglia, J.-M. Triscone, *Appl. Phys. Lett.* **2010**, *96*, 183504.
- [20] G. Cheng, P. F. Siles, F. Bi, C. Cen, D. F. Bogorin, C. W. Bark, C. M. Folkman, J.-W. Park, C.-B. Eom, G. Medeiros-Ribeiro, J. Levy, *Nat. Nanotechnol.* **2011**, *6*, 343.
- [21] A. Ohtomo, D. A. Muller, J. L. Grazul, H. Y. Hwang, *Nature* **2002**, *419*, 378.
- [22] Y. Kozuka, M. Kim, C. Bell, B. G. Kim, Y. Hikita, H. Y. Hwang, *Nature* **2009**, *462*, 487.
- [23] A. D. Caviglia, S. Gariglio, C. Cancellieri, B. Sacépé, A. Fête, N. Reyren, M. Gabay, A. F. Morpurgo, J.-M. Triscone, *Phys. Rev. Lett.* **2010**, *105*, 236802.
- [24] M. B. Shalom, A. Ron, A. Palevski, Y. Dagan, *Phys. Rev. Lett.* **2010**, *105*, 206401.
- [25] J. Son, P. Moetakef, B. Jalan, O. Bierwagen, N. J. Wright, R. Engel-Herbert, S. Stemmer, *Nat. Mater.* **2010**, *9*, 482.
- [26] P. Moetakef, D. G. Ouellette, J. R. Williams, S. James Allen, L. Balents, D. Goldhaber-Gordon, S. Stemmer, *Appl. Phys. Lett.* **2012**, *101*, 151604.
- [27] Y. Z. Chen, N. Bovet, F. Trier, D. V. Christensen, F. M. Qu, N. H. Andersen, T. Kasama, W. Zhang, R. Giraud, J. Dufouleur, T. S. Jespersen, J. R. Sun, A. Smith, J. Nygard, L. Lu, B. Büchner, B. G. Shen, S. Linderoth, N. Pryds, *Nat. Commun.* **2013**, *4*, 1371.
- [28] M. Huijben, G. Koster, M. K. Kruize, S. Wenderich, J. Verbeeck, S. Bals, E. Slooten, B. Shi, H. J. A. Molegraaf, J. E. Kleibeuker, S. van Aert, J. B. Goedkoop, A. Brinkman, D. H. A. Blank, M. S. Golden, G. van Tendeloo, H. Hilgenkamp, G. Rijnders, *Adv. Funct. Mater.* **2013**; DOI: 10.1002/adfm.201203355.
- [29] Y. Xie, C. Bell, Y. Hikita, S. Harashima, H. Y. Hwang, *Adv. Mater.* **2013**; DOI: 10.1002/adma.201301798.
- [30] A. Ohtomo, H. Y. Hwang, *Nature* **2004**, *427*, 423; err. **2006**, *441*, 120.
- [31] M. Breitschaft, V. Tinkl, N. Pavlenko, S. Paetel, C. Richter, J. R. Kirtley, Y. C. Liao, G. Hammerl, V. Eyert, T. Kopp, J. Mannhart, *Phys. Rev. B* **2010**, *81*, 153414.
- [32] S. Thiel, G. Hammerl, A. Schmehl, C. W. Schneider, J. Mannhart, *Science* **2006**, *313*, 1942.
- [33] D. Rakhmievitch, I. Neder, M. Ben Shalom, A. Tsukernik, M. Karpovskii, Y. Dagan, A. Palevski, *arXiv* **2013**, <http://arxiv.org/abs/1301.1055>.
- [34] P. D. Eerkes, W. G. van der Wiel, H. Hilgenkamp, *arXiv* **2013**, <http://arxiv.org/abs/1306.5673>.
- [35] M. Hosoda, Y. Hikita, H. Y. Hwang, C. Bell, *Appl. Phys. Lett.* **2013**, *103*, 103507.
- [36] F. A. Kröger, *The Chemistry of Imperfect Crystals*, North Holland Publ. Co. Amsterdam **1974**.
- [37] M.-W. Chu, I. Szafraniak, R. Scholz, C. Harnagea, D. Hesse, M. Alexe, U. Gösele, *Nat. Mater.* **2004**, *3*, 87.
- [38] R. R. Pierret, *Semiconductor Device Fundamentals*, Addison Wesley Longman, **1996**, p. 542.
- [39] P. M. Solomon, in *Device Proposals Beyond Silicon CMOS* (Eds: S. Luryi, J. Xu, A. Zaslavsky), Wiley, Hoboken, NJ, USA **2010**.
- [40] X. Luo, Y. S. Oh, A. Sirenko, P. Gao, T. A. Tyson, K. Char, S.-W. Cheong, *Appl. Phys. Lett.* **2012**, *100*, 172112.
- [41] C. W. Schneider, S. Thiel, G. Hammerl, C. Richter, J. Mannhart, *Appl. Phys. Lett.* **2006**, *89*, 122101.
- [42] D. A. Muller, L. Fitting Kourkoutis, M. Murfitt, J. H. Song, H. Y. Hwang, J. Silcox, N. Dellby, O. L. Krivanek, *Science* **2008**, *319*, 1073.